We discuss the design and perfoxmance of a Trigger Supervis,or System for use in nuclear physics experiments at Jefferson Lab. We also discuss the enhanced features of a new Trigger Supervisor Module now under construction.
U. TRIGGER SUPERVISOR OPERATION
A diagram of the Trigger Supervisor module (TS) and its connecti.ons to the trigger system, front-end electronics. and readout controllers is shown in Figure 1 .
A. Triggering
The TS h o w s for three logical trigger levels that can be associated with three stages of gating the frontad electronics. Any number of physical mgger levels may make up a logical level. Twelve independent Level I Trigger streams can be accepted simultaneously. Four of these inputs can be prescaled by 24-bit factors, while another four can be prescaled by 16-bit factors. The Level I Triggers can be required to be in coincidence with a Common Strobe. Each Level 1 input can be individually disabled within the TS.
The TS is ready to accept triggers when all of the following conditions are satisfied: it is user enabled, no trigger is currently latched, and the inputs Acknaor'edge has been negated by all enabled ROCs on the branch. These cycles on the branch will continue as long as there is valid trigger data available in the buffer.
For systems that have front-end modules with no buffering capability, the depth of the branch buffers can be set to 1. In this codiguration the TS is able to accept new uiggers only when the previous event has been completely read out. The TS also supports a mixed system of buffered and non-buffered front-end modules. One Branch can be set to have a buffer depth of 1 independent of the other branches. All nonbuffered front-end modules must have their ROC reside on this branch when such a mixed system is used. 
C. System Synchronization

D. Compatibility with Front-end Modules
This basic scheme assumes that the front-end modules will be told explicitly when to load the digitized data into their buffers. However, some commercially available buffered front-end modules do not operate in this way. Consider as an example the LeCroy 1882 Fastbus ADC [3] . When a gate is issued to this device it will sample and hold the analog input. The hold time is programmable and when it elapses the data will be digitized and the results loaded into its buffer. Only a Clear during the hold time will successfully purge the data. A Clear issued by the TS is the result of a Level 2 Fail 
III. TS IMPLEMENTATION
The Trigger Supenisor module is constructed as a 'D' size VXI card [4] . This form factor was chosen so that the device could plug directly into the complex VXI based trigger system of Hall B at Jefferson Lab. The large card size (340 x 367 mm) also allows the complete design to reside on a single printed circuit board. The Trigger Supervisor module is programmed through VME and is characterized as an A24D32 slave. As an altmtive to a VXI crate, we designed a custom VMENXl chassis in which the Trigger Supervisor may be stationed. This mixed crate supports twelve standard 6U VME modules and three 9U VXI type modules. All slots share a common 32-bit VME backplane. A custom power distribution backplane supplies additional voltages (-5V. -2V) to the VXI slots.
High speed input and output signals for the Trigger Supervisor module are single-ended ECL levels. These are canied on SO-ohm coaxial cables (RG-178) terminated by a 2-pin receptacle. These mate with standard 0.10 inch pitch multi-pin headers to allow for high density YO.
All 
IV. ROC INTERFACECARDS
Each readout controller in the system has an associated interface card. The interface card serves as the physical connection of the ROC to the TS branch. Jumpers on the card assign the ROC to its unique Acknowledge line on the branch cable. Communication between the ROC and the interface enables the TS branch protocol described earlier to be executed. The form factor of the interface card and the communication protocol used is tailored to the specific type of
ROC.
Besides enabling the ROC to execute the TS branch protocol, the interface cards have additional functionality built in. Each has circuitry on board to allow for stand-alone crate operation. When programmed for this mode, the interface card performs Trigger Supervisor like functions for the single crate. It ignores any activity on the TS branch port and instead is enabled to accept one or more trigger streams into an alternate port. When a nigger occurs, the trigger bits and other input data bits are latched, subsequent triggers are held off, and prompt signals are issued that can be used in the gating of the modules in the crate. Communication between the interface and ROC is the same as for operation with the TS. The busy state is maintained until cleared by the ROC after readout. Interface cards also have some general purpose YO capability. Three types of ROCs have been in general use at Jefferson Lab the STR340 Fastbus controller [5] , the FSCC Fastbus controller [6] , and VME single board computers.
The STR340 is a Fastbus readout controller that is managed by a VME single board computer mounted onto it.
Because it has good performance as a Fastbus master and its compute engine can be upgraded, the STR340 is the preferred Fastbus ROC at Jefferson Lab. The ROC interface for it is implemented as a standard Fastbus Auxiliary card, with communication through the controller's Auxiliary port register. At our request the manufacturer modified the standard SW40 Auxiliary port to penit the two-way communication required for our interface. The TS branch Szrobe line is mapped to an STR340 signal capable of interrupting of the associated VME computer when a new event is present. Alternatively, the status of this signal may be polled to detect a new event. In stand-alone mode the interface can accept 4 independent trigger streams and 2 data lines. While operating with the TS, these 6 inputs serve as a general input port, being latched on a read of the Auxiliary port register. An 8-bit output port is available in either mode.
The FSCC is a Fastbus readout controller with an embedded 68020 processor. The ROC interface for the FSCC is implemented as a standard Fastbus Auxiliary card, with communication through the controller's Auxiliary port register. The standard FSCC's Auxiliary port was customized to permit the two-way communication required for the interface. The TS branch Sfrobe line is mapped to an FSCC signal capable of intempting the on-board processor when a new event is present. Alternatively, the state of this signal may be determined by polling. In stand-alone mode the interface can accept a single trigger stream. A 2-bit output port is available in either mode. In addition, the interface drives a 32-bit pipelined data port (RS-485) capable of 40MB/s rates. This high-speed data chamel connects by cable to a custom built dual-ported VME memory module.
For a WE single board computer as a ROC, we chose to construct the interface as a VME module. Communication between the ROC and interface is done using standard VME protocols. When the TS branch Strobe line is asserted, the interface is capable of generating a VME interrupt to gain the attention of the ROC when a new event is present.
Alternatively, the interface may be polled to detect the arrival of an event. In stand-alone mode the interface can accept 4 independent trigger streams and 8 data lines. While operating with the TS, these 12 inputs serve as a general input port, being latched on a read of the input port register. An 8-bit output port is available in either mode. One installation is unique in that it has a separate TS module assigned to each of its two spectrometer arms. One of the TS modules is normally selected to control the entire system, but under some circumstances the spectrometer arms are run independently. We have provided additional hardware that makes switching between these modes simple and largely under program control.
VI. THE NEW TRIGGER SUPERVISOR
Requests for additional Trigger Supervisor modules at the laboratory could not be satisfied because several IC components used in the module were no longer available. Since a redesign was necessary, we had the opportunity to enhance the board's functionality and performance. The ability to include many new features is directly related to the significant improvements in the density and speed of PLDs since the original Trigger Supervisor was built.
An alternate mode of trigger operation has been added to the new TS. In terms of performance, the critical timing paths in the front end of the new TS have been implemented using very high-speed Motorola ECLinPS Lite (IOEL series) and ECLinPS (10E series) components. All state machines and control logic are now done on the ?TL side of the board using high speed Altera 7000,9000, and loo00 series PLDs.
The design of the new Trigger Supervisor is completed. A prototype should be ready for testing in mid-summer 1999, with production units available in the fall.
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